

1 James R. Batchelder (CSB # 136347)

2 Andrew T. Radsch (CSB # 303665)

3 Stepan Starchenko (CSB #318606)

4 James F. Mack (CSB # 322056)

5 Nancy N. Attalla (CSB # 341070)

6 **ROPES & GRAY LLP**

7 1900 University Avenue, 6th Floor

8 East Palo Alto, CA 94303-2284

9 Telephone: (650) 617-4000

10 james.batchelder@ropesgray.com

11 andrew.radsch@ropesgray.com

12 stepan.starchenko@ropesgray.com

13 james.mack@ropesgray.com

14 nancy.attalla@ropesgray.com

15 Rachael Bacha (NYB # 4817938)

16 1211 Avenue of the America

17 New York, NY 10036

18 Telephone: (212) 596-9062

19 rachael.bacha@ropesgray.com

20 Nicole S. L. Pobre (DCB # 1735421)

21 2099 Pennsylvania Avenue,

22 N.W. Washington, D.C. 20006

23 Telephone: (202) 508-4600

24 nicole.pobre@ropesgray.com

25 Attorneys for Plaintiff

26 YANGTZE MEMORY TECHNOLOGIES

27 COMPANY, LTD.

18 **UNITED STATES DISTRICT COURT**

19 **NORTHERN DISTRICT OF CALIFORNIA**

21 YANGTZE MEMORY TECHNOLOGIES)
22 COMPANY, LTD.,)
23 Plaintiff,)
24 v.)
25 MICRON TECHNOLOGY, INC., and)
26 MICRON CONSUMER PRODUCTS)
GROUP, LLC.,)
27 Defendants.)

Case No. _____
28 **COMPLAINT FOR PATENT
INFRINGEMENT**

DEMAND FOR JURY TRIAL

1 Plaintiff Yangtze Memory Technologies Company, Ltd. (“YMTC” or “Plaintiff”), by its
 2 attorneys Ropes & Gray LLP, as and for its complaint against Defendants Micron Technology, Inc.
 3 and Micron Consumer Products Group, LLC, (collectively, “Micron” or “Defendants”), on personal
 4 knowledge as to its own actions, and upon information and belief as to all others, alleges as follows:
 5

6 **NATURE OF THE ACTION**

7 1. YMTC is one of the world’s most innovative developers and manufacturers of 3D
 8 NAND flash memory chips. Although a relative newcomer, YMTC has developed and patented
 9 technologies that enable the production of better flash memory chips, having more capacity and a
 10 lower per-bit cost. YMTC’s innovations have not gone unnoticed. In 2018, for example, YMTC
 11 received the award for the Most Innovative Flash Memory Start-up Company from the Flash Memory
 12 Summit in Santa Clara, CA, which award “recognizes the most creative and ambitious startup
 13 companies and applauds their entrepreneurial journey to becoming a market disruptor and champion
 14 of the storage industry.”¹ YMTC has continued to innovate and has continued to receive important
 15 patents as a result. In 2022, YMTC received the award for Most Innovative Memory Technology for
 16 YMTC’s Xtacking® 3.0 3D NAND Architecture from the Flash Memory Summit in Santa Clara, CA.²

17 2. No longer an upstart, YMTC has become a key player in the global 3D NAND market.
 18 Just the past November, TechInsights Inc., which analyzes and tracks the flash memory market,
 19 concluded that “[w]hat YMTC has accomplished has been nothing short of amazing”—YMTC “is
 20 now the leader in 3D NAND flash,” having “leap-frogged Micron,” another major player in the 3D
 21 NAND space.³ Micron is threatened by YMTC’s ascension.

22 3. 3D NAND flash memory is vital technology for many of the digital products that
 23 consumers have come to depend upon and enjoy, such as smartphones, laptops, and tablet computers,
 24

25 ¹ See Ex. 38 (“Flash Memory Summit 2018 Award Winners”)

26 ² See Ex. 9 (“Flash Memory Summit Announces 2022 Best of Show Award Winners”)

27 ³ See Ex. 26 (<https://www.techinsights.com/disruptive-event/ymtc-232l-tlc-3d-nand.>)

1 as well as for the data centers and enterprise storage solutions in which 3D NAND is used.
 2 Competition and innovation in the NAND memory space inure to the benefit of consumers, as
 3 competition and innovation lead to better products at better prices. Attempts to stifle competition and
 4 hinder innovation do neither.

5. This action seeks to address one facet of Micron's attempts to hinder competition and
 6 innovation via its attempts to force YMTC out of the 3D NAND flash memory market. More
 7 specifically, this is an action to put an end to Micron's widespread and unauthorized use of YMTC's
 8 patented innovations. Micron has turned to use of YMTC's patented technologies in an effort to fend
 9 off competition from YMTC, and to gain and protect market share. And by Micron not paying its fair
 10 share to use YMTC's patented inventions, and instead freeriding on YMTC's innovations, Micron
 11 robs from the incentive to innovate.

5. In particular, this is an action brought by YMTC against Micron for infringement of
 13 United States Patent Nos. 10,950,623 (the “623 Patent”), 11,501,822 (the “822 Patent”), 10,658,378
 14 (the “378 Patent”), 10,937,806 (the “806 Patent”), 10,861,872 (the “872 Patent”), 11,468,957 (the
 15 “957 Patent”), 11,600,342 (the “342 Patent”), and 10,868,031 (the “031 Patent”) (collectively, the
 16 “Asserted Patents”).

17 **THE PARTIES**

6. Plaintiff YMTC is headquartered in China and maintains a principal place of business
 20 in Wuhan, China. YMTC maintains a wholly-owned subsidiary, Yangtze Memory Technologies, Inc.,
 21 which has its principal place of business in Santa Clara, CA, in this judicial District.

7. Upon information and belief, Micron Technology, Inc. is a publicly traded corporation
 23 organized under the laws of the State of Delaware, with its principal place of business at 8000 S.
 24 Federal Way, Boise, Idaho, 83716. Micron Technology, Inc. may be served with process through its
 25 registered agent, CSC – Lawyers Incorporating Service, at 2710 Gateway Oaks Dr., Ste. 150N,
 26 Sacramento, CA 95833.

1 8. Upon information and belief, Micron Consumer Products Group, LLC, is a wholly-
 2 owned subsidiary of Micron Technology, Inc., is directed and controlled by Micron Technology, Inc.,
 3 and is organized under the laws of the State of Delaware, with its principal place of business at 110
 4 Holger Way, San Jose, California, 95134. Micron Consumer Products Group, LLC may be served
 5 with process through its registered agent, CSC – Lawyers Incorporating Service, at 2710 Gateway
 6 Oaks Dr., Ste. 150N, Sacramento, CA 95833.

7 9. Defendants have been and are acting in concert, and are otherwise liable jointly,
 8 severally, or otherwise for relief related to or arising out of the same transaction, occurrence, or series
 9 of transactions or occurrences related to the making, using, selling, offering for sale, or otherwise
 10 distributing the Accused Memory Products (as defined below) in this District and elsewhere.

11 10. In addition, this action involves questions of law and fact that are common to both
 12 Defendants. For example, Defendants are making, using, offering for sale, selling, or otherwise
 13 distributing at least some of the same Accused Memory Products (as defined below) in this District
 14 and elsewhere.

15

JURISDICTION AND VENUE

16 11. This action arises under the patent laws of the United States, Title 35 of the United
 17 States Code. This Court has original subject matter jurisdiction under 28 U.S.C. §§ 1331 (federal
 18 question), and 1338(a) (action arising under an Act of Congress relating to patents).

19 12. This Court has personal jurisdiction over Micron because, upon information and belief,
 20 Micron, directly or through its agents, has regularly conducted business activities in this judicial
 21 District and throughout California and this action arises out of and relates to activities that Micron has
 22 purposefully directed at this judicial District and California. Micron Technology, Inc., maintains an
 23 office at 110 Holder Way, San Jose, California, 95134, within this judicial District.⁴ Micron Consumer
 24 Products Group, Inc. is a resident of this State and maintains a headquarters office at 110 Holger Way,

25

26 ⁴ Ex. 28 (<https://www.micron.com/about/locations?country=USA&city=San%20Jose>) (“Micron San
 27 Jose”).

1 San Jose, California, 95134.⁵

2 13. Upon information and belief, Micron has committed acts of infringement within this
 3 judicial District and California by, *inter alia*, directly and/or indirectly making, selling, offering for
 4 sale, importing, and/or using products that practice (or are made in a manner that practices) one or
 5 more claims of the Asserted Patents. Micron, directly and/or through intermediaries, uses, sells, ships,
 6 distributes, imports, offers for sale, and/or advertises or otherwise promotes its products throughout
 7 the United States, including in this judicial District and California.⁶

8 14. Micron maintains highly interactive and commercial websites, accessible to residents
 9 of this judicial District and California, through which Micron promotes and facilitates sales and use
 10 of its products and services, including products that infringe the Asserted Patents.⁶

11 15. Venue is proper in this judicial District pursuant to 28 U.S.C. §§ 1391 and 1400(b),
 12 because Micron has a regular and established place of business in this judicial District, and has
 13 committed and continues to commit acts of patent infringement in this judicial District, by, among
 14 other things, directly and/or indirectly making, using, selling, offering to sell, or importing products
 15 that practice (or are made in a manner that practices) one or more claims of the Asserted Patents.

16 16. This is an action concerning infringement by Micron with respect to its 3D NAND
 17 technologies and products incorporating the same. According to Micron, “Micron’s 3D NAND-
 18 related design and product engineering occurs . . . in Micron’s San Jose and Folsom, California
 19 facilities . . .”⁷

20
 21
 22
 23

24 ⁵ See Ex. 29 (Micron Consumer Products Group, Inc., Statement of Information filed with the
 25 California Secretary of State); *see also* Ex. 33 (San Jose Mercury news article titled, “Micron opens
 modern new north San Jose campus amid growth spurt”).

26 ⁶ See, e.g., Ex. 20 (<https://www.micron.com>).

27 ⁷ Ex. 34 at 2.

DIVISIONAL ASSIGNMENT

17. This case is an Intellectual Property Action under Civil Local Rule 3-2(c) and, pursuant to Civil Local Rule 3-5(b), shall be assigned on a district-wide basis.

YMTC'S INNOVATIONS AND PATENTS

18. YMTC is an integrated device manufacturer (IDM) dedicated to the development of memory products for the global market. With a focus on the design of superior 3D NAND flash memory, YMTC's innovations have gained significant recognition in a short amount of time. YMTC has succeeded in designing and manufacturing 3D NAND flash memory chips with bit densities, I/O speeds, and capacities that are highly praised in the industry. YMTC maintains ties to Silicon Valley through a wholly-owned subsidiary, Yangtze Memory Technologies, Inc., incorporated in California.⁸

19. YMTC's 3D NAND Chips have been recognized as the "Best of Show" for "Most Innovative Flash Memory Start-up Company."⁹ In 2018, the Flash Memory Summit held in Santa Clara, CA, recognized YMTC as among "the most creative and ambitious startup companies and applaud[ed] their entrepreneurial journey to becoming a market disruptor and champion of the storage industry."⁹ In 2022, the Flash Memory Summit recognized YMTC's Xtacking® 3.0 3D NAND Architecture as the "Most Innovative Memory Technology."¹⁰ The Flash Memory Summit hosts up to 6,000 individuals and companies, including on average 100 global sponsors, and is the largest collection of flash memory experts.¹¹ YMTC innovations have resulted in "the world's most advanced

⁸ See Ex. 35 (Yangtze Memory Technologies, Inc. Statement of Information filed with the California Secretary of State); see also, Ex. 36 (<https://www.ymtc.com/en/contact.html>).

⁹ Ex. 38; *see also*, Ex. 39 (<https://apnews.com/press-release/globe-newswire/technology-business-472edca95b4b227a486f5f8c4750cbb3>).

10 E_x 9

¹¹ See Ex. 10 (Flash Memory Summit Sponsor Prospectus); see also Ex. 9 (The Flash Memory Summit is “the world’s largest event featuring the trends, innovations, and influencers driving the adoption of flash memory in demanding enterprise storage applications, as well as in smartphones, tablets, and mobile and embedded systems.”).

1 3D NAND memory chip in a consumer device,” having “the highest bit density seen in a commercially
 2 available NAND product.”¹²

3 20. To promote the progress of science and useful arts, and protect its investments in
 4 research and development to facilitate further research and development efforts, YMTC has applied
 5 for and received numerous patents for its innovations, including many United States patents.

6 21. YMTC’s patented innovations increase the speed, performance, density, reliability, and
 7 yield of 3D NAND chips, which in turn facilitate technological improvements in a wide variety of
 8 products including not just mobile phones, data centers, and personal computers, but also many types
 9 of products requiring memory, such as portable electronic devices and automotive infotainment
 10 systems. YMTC’s innovations make possible, or improve, many of the electronic devices that
 11 consumers depend upon and enjoy.

12

MICRON’S ACCUSED PRODUCTS AND INFRINGING ACTIVITIES

13 22. Micron is a global manufacturer and supplier of memory components and devices for
 14 use in consumer and enterprise products, systems, and services.

15 23. Micron designs, makes, uses, sells, offers for sale, imports, supplies, or otherwise
 16 distributes into the United States, and provides support for, 96-Layer NAND memory chips and
 17 Micron products containing the same (collectively, the “96L Accused Products”), including products
 18 with the part or die name or number B27A, and other memory chips (and memory products containing
 19 the same) that have the same or similar structures, features, or functionalities, and/or are made by the
 20 same or similar manufacturing processes, as the aforementioned exemplary product. An exemplary
 21 technical analysis of the B27A is available for purchase at <https://www.techinsights.com/products/car-1906-202> and <https://www.techinsights.com/products/war-1912-801>.

22 24. Micron designs, makes, uses, sells, offers for sale, imports, supplies, or otherwise
 23 distributes into the United States, and provides support for, 128-Layer NAND memory chips and

24
 25
 26
 27 ¹² Ex. 11 (<https://www.techinsights.com/blog/china-does-it-again-nand-memory-market-first>).

1 Micron products containing the same (collectively, the “128L Accused Products”), including products
 2 with the part or die name or number B37R and other memory chips (and memory products containing
 3 the same) that have the same or similar structures, features, or functionalities, and/or are made by the
 4 same or similar manufacturing processes, as the aforementioned exemplary product. An exemplary
 5 technical analysis of the B37R is available for purchase at <https://www.techinsights.com/products/tcr-2104-805>.

7 25. Micron designs, makes, uses, sells, offers for sale, imports, supplies, or otherwise
 8 distributes into the United States, and provides support for, 176-Layer NAND memory chips and
 9 Micron products containing the same, (collectively, the “176L Accused Products”), including products
 10 with the part or die name or number N48R or B47R, and other memory chips (and memory products
 11 containing the same) that have the same or similar structures, features, or functionalities, and/or are
 12 made by the same or similar manufacturing processes, as the aforementioned exemplary products. An
 13 exemplary technical analysis of the N48R is available for purchase at
 14 <https://www.techinsights.com/products/mfr-2207-801>. An exemplary technical analysis of the B47R
 15 is available for purchase at <https://www.techinsights.com/blog/memory/micron-176l-3d-nand>.

16 26. Micron designs, makes, uses, sells, offers for sale, imports, supplies, or otherwise
 17 distributes into the United States, and provides support for, 232-Layer NAND memory chips and
 18 Micron products containing the same (collectively, the “232L Accused Products”), including products
 19 with the part or die name or number B58R and other memory chips (and memory products containing
 20 the same) that have the same or similar structures, features, or functionalities, and/or are made by the
 21 same or similar manufacturing processes, as the aforementioned exemplary product. An exemplary
 22 technical analysis of the B58R is available for purchase at <https://www.techinsights.com/products/tcr-2303-802>.

24 27. The 96L Accused Products, 128L Accused Products, 176L Accused Products, and
 25 232L Accused Products are collectively referred to as the “Accused Memory Products.”

26 28. The Accused Memory Products are, or are integrated into, devices made, used, sold,
 27 offered for sale, imported, supplied, or otherwise distributed in the United States by among others,

1 Micron, Micron's customers, original equipment manufacturers ("OEMs"), original design
 2 manufacturers ("ODMs"), distributors, resellers, and other third parties, including under Micron's own
 3 brand name and under the Crucial brand name.¹³

4 29. Upon information and belief, Micron also conducts research, development, and testing
 5 of Accused Memory Products in the United States, including in this judicial District and in California.

6 30. Upon information and belief, Micron actively encourages others, such as its customers
 7 and distributors, to make, use, offer to sell, import, supply, or otherwise distribute into the United
 8 States the Accused Memory Products, and products containing the Accused Memory Products.¹⁴
 9 Micron maintains a website that advertises the Accused Memory Products, including identifying the
 10 applications for which they can be used, along with specifications for the Accused Memory Products.¹⁵
 11 Micron specifically intends for its customers and end-users to use the Accused Memory Products in
 12 such applications and provides instructions and encouragement for its customers and end-users to do
 13 so.¹⁶

14 31. Micron sells and offers to sell in the United States, and imports into the United States,
 15 the Accused Memory Products, which are essential, non-trivial components of the products into which
 16 they are integrated, constituting a material part of the claimed inventions of the Asserted Patents, and
 17 are not a staple article or commodity of commerce suitable for substantial non-infringing use.

18 32. Micron knows that the Accused Memory Products and products incorporating the same
 19 are used, marketed, sold, offered for sale in, and imported into, the United States. For example,
 20 Micron's website identifies distributors of the Accused Memory Products.¹⁷ The website includes a

21
 22 ¹³ See, e.g., Exs. 12-16.

23
 24 ¹⁴ See e.g., Ex. 17 ("We are dedicated to collaborating with you, our customers and partners..."); see
 25 also, Ex. 18.

26
 27 ¹⁵ See, e.g., Ex. 19.

28
 29 ¹⁶ See, e.g., Ex. 27 (Micron Form 10-K (FY 2023) at 10, *available at*
 30 <https://investors.micron.com/static-files/25afc2b7-1b51-4f33-9d3b-9d1620fafa30>.)

31
 32 ¹⁷ See, e.g., Ex. 21.

1 list of United States “authorized distributors” for purchasing the Accused Memory Products, including
 2 Arrow Electronics, Inc., ASI, Avnet, D&H, Digi-Key, Edge Electronics, Inc., MA Labs, Mouser
 3 Electronics, Phoenics Electronics, TD Synnex, and WPG Americas, Inc.¹⁸

4 33. Micron also has imported into the United States, and offered to sell, sold, and used
 5 within the United States, the Accused Memory Products, which are made by a process patented in the
 6 United States during the term of the Asserted Patents. Micron practices the patented processes, or
 7 owns or controls, or is owned or controlled by, the person who practices the patented processes.
 8 Micron sells its products to customers, including customers in this District, in the computer,
 9 networking, storage, consumer electronics, solid-state drive, and mobile telecommunications markets.
 10 Micron encourages its customers to import, sell, resell, and/or offer to sell the Accused Memory
 11 Products in the United States.¹⁹

12 34. Upon information and belief, Micron knew and knows that YMTC has patents in the
 13 3D NAND technology space that are relevant to Micron’s own 3D NAND products. There are a
 14 limited number of companies competing to make advanced generation 3D NAND products; Micron
 15 knows that YMTC is one of them; and Micron knows that YMTC actively patents in that area. Many
 16 YMTC-owned patents are cited on the face of Micron’s own patents, demonstrating Micron’s
 17 knowledge of YMTC’s patent portfolio that is highly relevant to Micron’s own 3D NAND products.
 18 Micron has actual knowledge of YMTC’s patents in the 3D NAND space, and yet Micron has not
 19 sought or received authorization to use those patents.

20 35. Upon information and belief, Micron’s development, sales, marketing, and
 21 manufacturing activities in the United States, including within this judicial District, directly
 22 contributed to over \$8 billion of Micron’s net revenue in the United States for the year of 2022 as of
 23
 24

25 ¹⁸ See, e.g., Ex. 21; see also, e.g., Ex. 22.

26 ¹⁹ See e.g., Ex. 23 at 18-19 (Micron listed as a supplier for Dell Technologies, 2022); Ex. 24 at 5
 27 (Micron listed as a supplier for HP, 2021); Ex. 25 at 16 (Micron listed as a “Top 100 Production and
 Service Suppliers” of Intel, 2020-2021)

1 September 1, 2022.²⁰

2

3 **COUNT I: INFRINGEMENT OF U.S. PATENT NO. 10,950,623**

4 36. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
5 Complaint as if fully set forth herein.

6 37. YMTC owns by assignment all rights, title, and interest, including the right to recover
7 damages for past, present, and future infringement, in and to U.S. Patent No. 10,950,623, entitled “3D
8 NAND Memory Device and Method of Forming the Same.” A true and correct copy of the ’623
9 Patent is attached as Exhibit 1.

10 38. The ’623 Patent was duly and legally issued by the United States Patent and Trademark
11 Office on March 16, 2021.

12 39. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
13 1 of the ’623 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
14 sale, selling, and/or importing into the United States, without authorization, at least Micron’s 96L
15 Accused Products (for example, the Micron SSD model 1300 SATA, and the Micron SSD model
16 c200) (“the ’623 Accused Products”). Further identification of the ’623 Accused Products will be
17 provided in YMTC’s infringement contentions disclosed pursuant to the Court’s scheduling order,
18 and/or as discovery progresses.

19 40. Upon information and belief, the ’623 Accused Products embody and/or are made using
20 each and every limitation of at least claim 1 of the ’623 Patent. For example, the ’623 Accused
21 Products are memory devices comprising a substrate and a bottom select gate (a polysilicon source
22 gate) disposed over the substrate.

23 41. Upon information and belief, the ’623 Accused Products further comprise a plurality
24 of word lines (layers of polysilicon) positioned over the bottom select gate (a polysilicon source gate)

25

26

27 ²⁰ Ex. 27 at 43 (Micron’s 10-K filing, 2022).

28

with a staircase configuration (a staircase shape at an edge of the of the layers of polysilicon to access the plurality of word lines).

42. Upon information and belief, the '623 Accused Products further comprise a plurality of silicon oxide (SiO) insulating layers disposed between the substrate, the bottom select gate, and the plurality of word lines.

43. Upon information and belief, the '623 Accused Products further comprise one or more first dielectric trenches formed in the bottom select gate extending in a length direction of the substrate to separate the bottom select gate into a plurality of sub-bottom select gates. For example, the '623 Accused Products include trenches formed in the polysilicon source gate and filled with silicon oxide (SiO) that extend in a first direction of the substrate, separating the polysilicon source gate into a plurality of sub-polysilicon source gates.

44. Upon information and belief, the '623 Accused Products further comprise one or more common source regions formed over the substrate and extending in the length direction of the substrate, wherein the one or more common source regions extend through the bottom select gate, the plurality of word lines, and the plurality of insulating layers. For example, the '623 Accused Products include one or more tungsten (W) common source lines formed in the memory device that extend in the first direction of the substrate, where the tungsten (W) common source lines extend through the polysilicon source gate, the plurality of word lines (layers of polysilicon) and the plurality of silicon oxide (SiO) insulating layers.

45. As a result of Micron's infringement of the '623 Patent, YMTC is entitled to monetary damages in an amount adequate to compensate for Micron's infringement, but in no event less than a reasonable royalty for the use made of the invention by Micron, together with interest and costs as fixed by the Court.

COUNT II: INFRINGEMENT OF U.S. PATENT NO. 11,501,822

46. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this Complaint as if fully set forth herein.

1 47. YMTC owns by assignment all rights, title, and interest, including the right to recover
 2 damages for past, present, and future infringement, in and to U.S. Patent No. 11,501,822, entitled
 3 “Non-Volatile Memory Device and Control Method.” A true and correct copy of the ’822 Patent is
 4 attached as Exhibit 2.

5 48. The ’822 Patent was duly and legally issued by the United States Patent and Trademark
 6 Office on November 15, 2022.

7 49. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 8 1 of the ’822 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 9 sale, selling, and/or importing into the United States, without authorization, at least Micron’s 176L
 10 Accused Products (for example, the Micron SSD model 3400 NVMe), and 232L Accused Products
 11 (for example, the Micron SSD model 2250) (collectively, “the ’822 Accused Products”). Further
 12 identification of the ’822 Accused Products will be provided in YMTC’s infringement contentions
 13 disclosed pursuant to the Court’s scheduling order, and/or as discovery progresses.

14 50. Upon information and belief, the ’822 Accused Products embody and/or are made using
 15 each and every limitation of at least claim 1 of the ’822 Patent. For example, the ’822 Accused
 16 Products are 3D NAND flash memory devices.

17 51. Upon information and belief, the ’822 Accused Products comprise a plurality of
 18 memory strings. For example, the ’822 Accused Products include a plurality of vertical channels, each
 19 respectively part of a plurality of memory cells, each memory cell having channel films, tunnel
 20 dielectric films, charge trap films, and blocking dielectric films intersecting with a gate.

21 52. Upon information and belief, the ’822 Accused Products further comprise a bit line
 22 connected to a first memory string of the plurality of memory strings. For example, the ’822 Accused
 23 Products include a metal layer that is a bit line that is connected to memory strings through respective
 24 plugs, plug contacts, and bit line contacts. When the ’822 Accused Products undergo a program
 25 operation, a memory string that is not selected for programming functions as the first memory string.

26 53. Upon information and belief, the ’822 Accused Products further comprise a select gate
 27 line connected to the first memory string of the plurality of memory strings. For example, when the
 28

1 '822 Accused Products undergo a program operation, the memory string that is not selected for
 2 programming has gates that are selected by respective select gate lines.

3 54. Upon information and belief, the '822 Accused Products further comprise a selected
 4 word line of a plurality of word lines, wherein the plurality of word lines is connected to the first
 5 memory string. For example, when the '822 Accused Products undergo a program operation, a word
 6 line that is selected for programming and that is connected to the memory string that is not selected
 7 for programming functions as the selected word line.

8 55. Upon information and belief, the '822 Accused Products further comprise a control
 9 circuit. For example, the '822 Accused Products have a CMOS-under-Array ("CuA") structure, where
 10 the complementary metal-oxide-semiconductor ("CMOS") structure is the control circuit and
 11 underlies the array of memory cells.^{21,22}

12 56. Upon information and belief, the '822 Accused Products further comprise a control
 13 circuit configured to apply a first word line pre-pulse signal of a plurality of word line pre-pulse signals
 14 to a first group of the plurality of word lines during a pre-charge period, apply a second word line pre-
 15 pulse signal of the plurality of word line pre-pulse signals to a second group of the plurality of word
 16 lines during the pre-charge period, and apply a third word line pre-pulse signal of the plurality of word
 17 lines pre-pulse signals to a third group of the plurality of word lines during the pre-charge period. For
 18 example, in the B47R die, transistors of the CMOS structure are electrically connected to respective
 19 word line contacts by "[i]nterconnection metals and contacts/vias for BEOL and CuA," and are
 20 configured to apply electrical signals to the respective word lines.²³ The B47R die is programmed by

21 Ex. 30 (<https://www.micron.com/products/nand-flash/176-layer-nand> ("Replacement-gate
 22 architecture combines charge traps with CMOS-under-array (CuA) design")).

23 Ex. 31 (<https://semiengineering.com/micron-b47r-3d-ctf-cua-nand-die-worlds-first-176l-195t/>).

24 23 Ex. 32 (https://media-www.micron.com/-/media/client/global/documents/products/white-paper/micron_rg_3d_nand_whitepaper.pdf?la=en&rev=315635e4acb04255a9009c0ad9300cc7)
 25 ("The cells have wordlines connected to allow the application of a voltage. Applying voltage to a
 26 cell creates operations known as the NAND read-and-write-program functions."); Ex. 30.

1 a program pulse voltage on the selected word line.²⁴ When the B47R die undergoes a program
 2 operation, a first group of word lines, a second group of word lines, and a third group of word lines
 3 other than the word line selected for programming each experience respective electrical signals (pre-
 4 pulse signals) at respective voltage levels during a period prior to programming (pre-charge period).
 5 Micron's website "176-Layer Flash Memory" refers to Micron's whitepaper "Micron Transitions to
 6 Next-Generation Replacement Gate NAND Technology" to describe operation of its 176-layer 3D
 7 NAND products. In that whitepaper, Micron describes that different word lines experience different
 8 voltages during operation.²⁵

9

10 **Electric Fields/Stress Applied to NAND
 11 Storage Devices During NAND PGM**




Figure 1²⁵

57. Upon information and belief, the '822 Accused Products further comprise the voltage level of the second word line pre-pulse signal being greater than that of the first word line pre-pulse signal and a voltage level of the third word line pre-pulse signal being greater than that of the second

²⁴ Ex. 32 ("Reducing resistance by using a metal control gate allows the program pulse to ramp up quickly and enables further overhead reductions in complexities of the program and the read algorithms.").

²⁵ See Ex. 32.

1 word line pre-pulse signal. For example, Micron's whitepaper "Micron Transitions to Next-
 2 Generation Replacement Gate NAND Technology" discloses that during programming, different
 3 wordlines experience different voltages.²⁶ Upon information and belief, during the pre-charge period,
 4 the first, second, and third groups of word lines also experience pre-pulse signals with different
 5 voltages, such that the voltage of the second word line pre-pulse signal is greater than that of the first
 6 word line pre-pulse signal, and a voltage level of the third word line pre-pulse signal is greater than
 7 that of the second word line pre-pulse signal. *See Figure 1, supra.*²⁵

8 58. As a result of Micron's infringement of the '822 Patent, YMTC is entitled to monetary
 9 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 10 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 11 fixed by the Court.

12

13 **COUNT III: INFRINGEMENT OF U.S. PATENT NO. 10,658,378**

14 59. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 15 Complaint as if fully set forth herein.

16 60. YMTC owns by assignment all rights, title, and interest, including the right to recover
 17 damages for past, present, and future infringement, in and to U.S. Patent No. 10,658,378, entitled
 18 "Through Array Contract (TAC) for Three-Dimensional Memory Devices." A true and correct copy
 19 of the '378 Patent is attached as Exhibit 3.

20 61. The '378 Patent was duly and legally issued by the United States Patent and Trademark
 21 Office on May 19, 2020.

22 62. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 23 15 of the '378 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 24 sale, selling, and/or importing into the United States, without authorization, at least Micron's 128L
 25 Accused Products (for example, Micron BX500 2.5 480GB SSD), 176L Accused Products (for
 26

27 ²⁶ *See Ex. 32.*

1 example, the Micron SSD model 3400 NVMe and the Micron SSD model 2400 PCIe Gen 4), and
2 232L Accused Products (for example, the Micron SSD model 2250) (collectively, “the ’378 Accused
3 Products”). Further identification of the ’378 Accused Products will be provided in YMTC’s
4 infringement contentions disclosed pursuant to the Court’s scheduling order, and/or as discovery
5 progresses.

6 63. Upon information and belief, the ’378 Accused Products meet each and every limitation
7 of at least claim 15 of the ’378 Patent. For example, the ’378 Accused Products are three-dimensional
8 (3D) memory devices comprising a semiconductor substrate with an isolation structure of silicon oxide
9 (SiO) dielectric material on a top portion of the semiconductor substrate.

10 64. Upon information and belief, the ’378 Accused Products further comprise an
11 alternating layer stack disposed on the semiconductor substrate. For example, the ’378 Accused
12 Products include a stack of alternating tungsten (W) conductor layers and silicon oxide (SiO) dielectric
13 layers on the semiconductor substrate.

14 65. Upon information and belief, the ’378 Accused Products further comprise a dielectric
15 structure on the isolation structure and extending vertically through the alternating conductor/dielectric
16 layer stack, wherein the alternating conductor/dielectric layer stack abuts a sidewall surface of the
17 dielectric structure, and the dielectric structure is formed of a dielectric material. For example, the
18 ’378 Accused Products include a silicon oxide (SiO) dielectric structure on the silicon oxide (SiO)
19 isolation structure extending through the stack of alternating tungsten (W) conductor layers and silicon
20 oxide (SiO) dielectric layers where the stack of alternating tungsten (W) conductor layers and silicon
21 oxide (SiO) dielectric layers abuts a sidewall of the dielectric structure formed of dielectric material
22 silicon oxide (SiO).

23 66. Upon information and belief, the ’378 Accused Products further comprise channel
24 structures and slit structures extending vertically through the alternating conductor/dielectric layer
25 stack. For example, the ’378 Accused Products include channel structures having polysilicon within
26 a dielectric layer and slit structures having silicon oxide (SiO) and germanium (Ge), where the channel
27
28

1 structures and slit structures extend through the stack of alternating tungsten (W) conductor layers and
 2 silicon oxide (SiO) dielectric layers.

3 67. Upon information and belief, the '378 Accused Products further comprise a staircase
 4 structure disposed in the alternating conductor/dielectric layer stack, wherein the staircase structure
 5 comprises levels with each level having a conductor layer thereon, and a word line contact disposed
 6 on the conductor layer of each level. For example, the '378 Accused Products include a staircase
 7 shape formed in the stack of alternating tungsten (W) conductor layers and silicon oxide (SiO)
 8 dielectric layers, where each level of the staircase structure includes a tungsten (W) word line contact
 9 disposed on a titanium nitride (TiN) conductor layer of each level of the staircase structure.

10 68. Upon information and belief, the '378 Accused Products further comprise local
 11 contacts disposed on the channel structures and the slit structures. For example, the '378 Accused
 12 Products include local contacts disposed on the channel structures having polysilicon within a
 13 dielectric layer and slit structures having silicon oxide (SiO) and germanium (Ge).

14 69. Upon information and belief, the '378 Accused Products further comprise through
 15 array contacts (TACs) extending vertically through the dielectric and the isolation structures. For
 16 example, the '378 Accused Products include through array tungsten (W) contacts that extend vertically
 17 through the silicon oxide (SiO) dielectric structure and the silicon oxide (SiO) isolation structure.

18 70. Upon information and belief, Micron has infringed and continues to infringe under 35
 19 U.S.C. § 271(g) by importing into the United States or offering to sell, selling, or using within the
 20 United States a product which is made by a process patented in the United States during the term of
 21 the '378 Patent. Micron has practiced the patented process; or owns or controls, or is owned or
 22 controlled by the person who has practiced the patented process. Micron sells its products to
 23 customers, including customers in this District, in the computer, networking, storage, consumer
 24 electronics, solid-state drive, and mobile telecommunications markets. Micron encourages its
 25 customers to import, sell, resell, offer to sell, and/or resell the '378 Accused Products.

26 71. As a result of Micron's infringement of the '378 Patent, YMTC is entitled to monetary
 27 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 28

1 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 2 fixed by the Court.

3

4 **COUNT IV: INFRINGEMENT OF U.S. PATENT NO. 10,937,806**

5 72. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 6 Complaint as if fully set forth herein.

7 73. YMTC owns by assignment all rights, title, and interest, including the right to recover
 8 damages for past, present, and future infringement, in and to U.S. Patent No. 10,937,806, entitled
 9 “Through Array Contact (TAC) for Three-Dimensional Memory Devices.” A true and correct copy
 10 of the ’806 Patent is attached as Exhibit 4.

11 74. The ’806 Patent was duly and legally issued by the United States Patent and Trademark
 12 Office on March 2, 2021.

13 75. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 14 8 of the ’806 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 15 sale, selling, and/or importing into the United States, without authorization, at least Micron’s 128L
 16 Accused Products (for example, Micron BX500 2.5 480GB SSD), 176L Accused Products (for
 17 example, the Micron SSD model 3400 NVMe and the Micron SSD model 2400 PCIe Gen 4), and
 18 232L Accused Products (for example, the Micron SSD model 2250) (collectively, “the ’806 Accused
 19 Products”). Further identification of the ’806 Accused Products will be provided in YMTC’s
 20 infringement contentions disclosed pursuant to the Court’s scheduling order, and/or as discovery
 21 progresses.

22 76. Upon information and belief, the ’806 Accused Products meet each and every limitation
 23 of at least claim 8 of the ’806 Patent. For example, the ’806 Accused Products are three-dimensional
 24 (3D) memory devices comprising an alternating conductor/dielectric layer stack (alternating tungsten
 25 (W) conductor layers and silicon oxide (SiO) dielectric layers).

26 77. Upon information and belief, the ’806 Accused Products further comprise a dielectric
 27 structure extending vertically through the alternating conductor/dielectric layer stack. For example,

1 the '806 Accused Products include a silicon oxide (SiO) dielectric structure extending vertically
2 through the alternating tungsten (W) conductor layers and silicon oxide (SiO) dielectric layers.

3 78. Upon information and belief, the '806 Accused Products further comprise first and
4 second channel regions comprising first and second pluralities of channel structures, respectively. For
5 example, the '806 Accused Products include a first channel region comprising a first plurality of
6 channel structures having polysilicon within a dielectric layer, and a second channel region comprising
7 a second plurality of channel structures having polysilicon within a dielectric layer.

8 79. Upon information and belief, the '806 Accused Products further comprise slit structures
9 extending vertically through the alternating conductor/dielectric layer stack. For example, the '806
10 Accused Products include slit structures having silicon oxide (SiO) and germanium (Ge) extend
11 through the stack of alternating tungsten (W) conductor layers and silicon oxide (SiO) dielectric layers.

12 80. Upon information and belief, the '806 Accused Products further comprise a staircase
13 structure disposed in the alternating conductor/dielectric layer stack, wherein the staircase structure
14 comprises levels with each level having a conductor layer thereon. For example, the '806 Accused
15 Products include a staircase shape formed in the stack of alternating tungsten (W) conductor layers
16 and silicon oxide (SiO) dielectric layers, where the staircase structure includes levels having a tungsten
17 (W) and titanium nitride (TiN) conductor layer.

18 81. Upon information and belief, the '806 Accused Products further comprise local
19 contacts disposed on the first and second channel structures and the slit structures. For example, the
20 '806 Accused Products include local contacts disposed on the first and second channel structures
21 having polysilicon within a dielectric layer and slit structures having silicon oxide (SiO) and
22 germanium (Ge).

23 82. Upon information and belief, the '806 Accused Products further comprise a through
24 array contact (TAC) region formed between the first and second channel regions, wherein the TAC
25 region comprises a plurality of through array contacts (TACs) extending vertically through the
26 dielectric structure. For example, the '806 Accused Products include a through array contact region

1 comprising a plurality of through array tungsten (W) contacts that extend vertically through the silicon
 2 oxide (SiO) dielectric structure.

3 83. Upon information and belief, the '806 Accused Products further comprise a plurality
 4 of non-electrically functional channel structures surrounding the TAC region and between the first and
 5 second channel regions. For example, the '806 Accused Products include a plurality of dummy
 6 channel structures surrounding the through array contact region having the plurality of through array
 7 tungsten (W) contacts, and the dummy channel structures are between first and second regions of first
 8 and second channel structures having polysilicon within a dielectric layer.

9 84. Upon information and belief, Micron has infringed and continues to infringe under 35
 10 U.S.C. § 271(g) by importing into the United States or offering to sell, selling, or using within the
 11 United States a product which is made by a process patented in the United States during the term of
 12 the '806 Patent. Micron has practiced the patented process; or owns or controls, or is owned or
 13 controlled by the person who has practiced the patented process. Micron sells its products to
 14 customers, including customers in this District, in the computer, networking, storage, consumer
 15 electronics, solid-state drive, and mobile telecommunications markets. Micron encourages its
 16 customers to import, sell, resell, offer to sell, and/or resell the '806 Accused Products.

17 85. As a result of Micron's infringement of the '806 Patent, YMTC is entitled to monetary
 18 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 19 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 20 fixed by the Court.

21

COUNT V: INFRINGEMENT OF U.S. PATENT NO. 10,861,872

22 86. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 23 Complaint as if fully set forth herein.

24 87. YMTC owns by assignment all rights, title, and interest, including the right to recover
 25 damages for past, present, and future infringement, in and to U.S. Patent No. 10,861,872, entitled

1 “Three Dimensional Memory Device and Methods for Forming the Same.” A true and correct copy
 2 of the ’872 Patent is attached as Exhibit 5.

3 88. The ’872 Patent was duly and legally issued by the United States Patent and Trademark
 4 Office on December 8, 2020.

5 89. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 6 1 of the ’872 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 7 sale, selling, and/or importing into the United States, without authorization, at least Micron’s 128L
 8 Accused Products (for example, Micron BX500 2.5 480GB SSD), 176L Accused Products (for
 9 example, the Micron SSD model 3400 NVMe and the Micron SSD model 2400 PCIe Gen 4), and
 10 232L Accused Products (for example, the Micron SSD model 2250) (collectively, “the ’872 Accused
 11 Products”). Further identification of the ’872 Accused Products will be provided in YMTC’s
 12 infringement contentions disclosed pursuant to the Court’s scheduling order, and/or as discovery
 13 progresses.

14 90. Upon information and belief, the ’872 Accused Products meet each and every limitation
 15 of at least claim 1 of the ’872 Patent. For example, the ’872 Accused Products are three-dimensional
 16 (3D) memory devices comprising a substrate and a memory stack comprising interleaved conductive
 17 layers and dielectric layers on the substrate (alternating tungsten (W) conductor layers and silicon
 18 oxide (SiO) dielectric layers).

19 91. Upon information and belief, the ’872 Accused Products further comprise a staircase
 20 structure on one side of the memory stack and a staircase contact in the staircase structure. For
 21 example, the ’872 Accused Products include a staircase shape formed in the stack of alternating
 22 tungsten (W) conductor layers and silicon oxide (SiO) dielectric layers and a contact that extends to
 23 the word line contact in staircase structure.

24 92. Upon information and belief, the ’872 Accused Products further comprise a plurality
 25 of dummy source structures each extending vertically through the staircase structure, the plurality of
 26 dummy source structures surrounding the staircase contact, wherein each of the dummy source
 27 structures comprises a conductive contact. For example, the ’872 Accused Products include a plurality

1 of non-electrically functional dummy structures that extend vertically through the staircase shape
 2 formed in the stack of alternating tungsten (W) conductor layers and silicon oxide (SiO) dielectric
 3 layers and surrounding the staircase contact that extends to the word line contact in staircase structure.

4 93. As a result of Micron's infringement of the '872 Patent, Plaintiff is entitled to monetary
 5 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 6 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 7 fixed by the Court.

8

9 **COUNT VI: INFRINGEMENT OF U.S. PATENT NO. 11,468,957**

10 94. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 11 Complaint as if fully set forth herein.

12 95. YMTC owns by assignment all rights, title, and interest, including the right to recover
 13 damages for past, present, and future infringement, in and to U.S. Patent No. 11,468,957, entitled
 14 "Architecture and Method for NAND Memory Operation." A true and correct copy of the '957 Patent
 15 is attached as Exhibit 6.

16 96. The '957 Patent was duly and legally issued by the United States Patent and Trademark
 17 Office on October 11, 2022.

18 97. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 19 1 of the '957 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 20 sale, selling, and/or importing into the United States, without authorization, at least Micron's 176L
 21 Accused Products (for example, the Micron SSD model 2400 PCIe Gen4) ("the '957 Accused
 22 Products"). Further identification of the '957 Accused Products will be provided in Plaintiff's
 23 infringement contentions disclosed pursuant to the Court's scheduling order, and/or as discovery
 24 progresses.

25 98. Upon information and belief, the '957 Accused Products embody and/or are made using
 26 each and every limitation of at least claim 1 of the '957 Patent. Upon information and belief, the '957
 27 Accused Products are apparatuses for reading a memory device. For example, the '957 Accused

1 Products are 176-layer 3D NAND memory devices that include a “24% lower read latency than
 2 Micron’s prior generation solution.”²⁷

3 99. Upon information and belief, the ’957 Accused Products include a first memory cell
 4 string and a second memory cell string, the first memory cell string including a bottom-select-gate
 5 transistor, memory cells, and a top-select-gate transistor that are connected in series, the second
 6 memory cells string including a bottom-select-gate transistor, memory cells, and a top-select-gate
 7 transistor that are connected in series. For example, the ’957 Accused Products are “charge trap” 176-
 8 layer NAND memory devices and have a plurality of memory cell strings, each of which include
 9 select-gate transistors at the top (top-select-gate transistors) and at the bottom (bottom-select-gate
 10 transistors) connected in series with memory cells arranged in between, and the top-select-gate and
 11 bottom-select-gate transistors of a memory cell string are used to turn on the memory cell string in the
 12 “charge trap” flash configuration. ^{27, 28}

13 100. Upon information and belief, the ’957 Accused Products further comprise processing
 14 circuitry configured to apply, in a pre-verify stage, a first verify voltage on a gate terminal of a selected
 15 memory cell of the first memory cell string, the selected memory cell being programmed and arranged
 16 between a first adjacent memory cell and a second adjacent memory cell. For example, the ’957
 17 Accused Products contain processing circuitry for processing read and write commands including
 18 applying verify voltages and is programmed using a “charge trap” process that involves applying
 19 voltages to gate terminals of memory cells through wordlines.²⁷ For example, the ’957 Accused
 20 Products include a “24% lower read latency than Micron’s prior generation solution.”²⁷ On
 21 information and belief, the ’957 Accused Products’ CMOS transistors are electrically connected to
 22 respective word line contacts by “[i]nterconnection metals and contacts/vias for BEOL and CuA,” and
 23 are configured to apply electrical signals to the respective word lines, and therefore gate terminals of

25 27 Ex. 37 (<https://investors.micron.com/news-releases/news-release-details/micron-ships-industry-first-176-layer-qlc-nand-volume-and>).

26
 27 28 Ex. 31.

1 the memory cell strings.²⁹ The '957 Accused Products are programmed, read, and verified by voltages
 2 on the respective word lines.³⁰ In the '957 Accused Products, the memory cell strings include multiple
 3 memory cells that can be programmed; thus, the selected memory cell of a string that is programmed
 4 has first and second memory cells adjacent to it. In the '957 Accused Products, individual memory
 5 cells of the memory cell strings include respective gate terminals having a “replacement-gate
 6 architecture.”³¹

7 101. Upon information and belief, the '957 Accused Products further comprise a processing
 8 circuitry configured to apply, in the pre-verify stage, a first bias voltage on a gate terminal of at least
 9 one memory cell of the first memory cell string that is not programmed. For example, in the '957
 10 Accused Products, prior to verification, a memory cell that is not programmed experiences a voltage
 11 on its gate terminal, which is a first bias voltage.

12 102. Upon information and belief, the '957 Accused Products further comprise a processing
 13 circuitry configured to apply, in a verify stage, a second verify voltage on the gate terminal of the
 14 selected memory cell of the first memory cell string. For example, in the '957 Accused Products,
 15 during verification, the memory cell that is being programmed (the selected memory cell) experiences
 16 a voltage on its gate terminal, which is a second verify voltage.

17 103. Upon information and belief, the '957 Accused Products further comprise a processing
 18 circuitry configured to apply, in the verify stage, a second bias voltage on the gate terminal of the at
 19 least one memory cell of the first memory cell string that is not programmed, wherein the second bias
 20 voltage is smaller than the first bias voltage. For example, in '957 Accused Products, the memory cell
 21 that is not programmed (which experienced the first bias voltage) subsequently during verification
 22 experiences a voltage on its gate terminal that is smaller than the first bias voltage (the second bias
 23 voltage). Micron’s website “176-Layer Flash Memory” refers to Micron’s whitepaper “Micron

24 ²⁹ Exs. 32 (“The cells have wordlines connected to allow the application of a voltage. Applying
 25 voltage to a cell creates operations known as the NAND read-and-write-program functions.”); 30.


26 ³⁰ Ex. 32.

27 ³¹ Ex. 37.

1 Transitions to Next-Generation Replacement Gate NAND Technology” to describe operation of its
 2 176-layer 3D NAND products. In that whitepaper, Micron describes that different word lines
 3 experience different voltages during operation.³²

4

5 **Electric Fields/Stress Applied to NAND 6 Storage Devices During NAND PGM**



Reduction in Required Programming Voltage Pulses and Better Power Efficiency

Figure 2³²

104. As a result of Micron’s infringement of the ’957 Patent, Plaintiff is entitled to monetary
 damages in an amount adequate to compensate for Micron’s infringement, but in no event less than a
 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 fixed by the Court.

COUNT VII: INFRINGEMENT OF U.S. PATENT NO. 11,600,342

105. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 Complaint as if fully set forth herein.

³² Ex. 32.

1 106. YMTC owns by assignment all rights, title, and interest, including the right to recover
 2 damages for past, present, and future infringement, in and to U.S. Patent No. 11,600,342, entitled
 3 “Method for Reading Three-Dimensional Flash Memory.” A true and correct copy of the ’342 Patent
 4 is attached as Exhibit 7.

5 107. The ’342 Patent was duly and legally issued by the United States Patent and Trademark
 6 Office on March 7, 2023.

7 108. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 8 1 of the ’342 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 9 sale, selling, and/or importing into the United States, without authorization, at least Micron’s 176L
 10 Accused Products (for example, Micron SSD model 2400 PCIe Gen 4) and 232L Accused Products
 11 (for example, the Micron SSD model 2250) (collectively, “the ’342 Accused Products”).

12 109. Upon information and belief, the ’342 Accused Products are used to perform and/or
 13 practice each and every limitation of at least claim 1 of the ’342 Patent. For example, the ’342 Accused
 14 Products are three-dimensional (3D) memory devices on which read-verification operations are
 15 conducted. For example, the ’342 Accused Products include a “24% lower read latency than Micron’s
 16 prior generation solution.”³³ Further identification of the ’342 Accused Products will be provided in
 17 YMTC’s infringement contentions disclosed pursuant to the Court’s scheduling order, and/or as
 18 discovery progresses.

19 110. Upon information and belief, the ’342 Accused Products conduct a read-verification
 20 operation by a method comprising the steps of applying, on an unselected top select gate of an
 21 unselected memory string, a prepare voltage during a first time period and an off voltage during a
 22 second time period. For example, the ’342 Accused Products are a “charge trap” 3D NAND devices
 23 and have a plurality of memory cell strings, each of which include select-gate transistors at the top
 24 (top-select-gate transistors) and at the bottom (bottom-select-gate transistors) connected in series with
 25 memory cells arranged in between, and the top-select-gate and bottom-select-gate transistors of a

26
 27 ³³ Ex. 37.
 28

1 memory cell string are used to turn on the memory cell string in the “charge trap” flash configuration.³⁵
 2 The ’342 Accused Products are programmed, verified, and read using a “charge trap” process which
 3 involves applying voltages to gate terminals of memory cells through wordlines.³⁴ The ’342 Accused
 4 Products include a “24% lower read latency than Micron’s prior generation solution.”³⁴ On
 5 information and belief, the ’342 Accused Products’ CMOS transistors are electrically connected to
 6 respective word line contacts by “[i]nterconnection metals and contacts/vias for BEOL and CuA,” and
 7 are configured to apply electrical signals to the respective word lines, and therefore gate terminals of
 8 the memory cell strings.³⁵ On information and belief, the ’342 Accused Products are read and verified,
 9 as they are programmed, by varying voltages on the respective word lines.³⁶

10 Program Advantages




Figure 3³⁶

111. During verification, the top select gate of a memory string that is not selected
 experiences voltage during a first time period to turn on the top-select-gate transistor that is a prepare

³⁴ Ex. 37.

³⁵ Exs. 31; 37.

³⁶ Ex. 32.

1 voltage and subsequently experiences a different voltage to turn off the transistor during a second time
 2 period that is an off voltage.

3 112. Upon information and belief, the '342 Accused Products further conduct a read-
 4 verification operation by a method comprising the step of applying, on a selected word line associated
 5 with the target memory cell, the off voltage during the first time period and a read voltage during the
 6 second time period. On information and belief, the '342 Accused Products are read and verified, as
 7 they are programmed, by varying voltages on the respective word lines.³⁷ On information and belief,
 8 during verification, the word line of the memory cell that is selected for programming (selected word
 9 line) experiences a voltage (off voltage) during the first time period to turn off the selected word line
 10 and subsequently experiences a different voltage (read voltage) to turn on the selected word line for
 11 reading of the selected memory cell.

12 113. Upon information and belief, the '342 Accused Products further conduct a read-
 13 verification operation by a method comprising the step of applying, on an unselected word line, a pass
 14 voltage during the first time period and the second time period. On information and belief, the '342
 15 Accused Products are read and verified, as they are programmed, by varying voltages on the respective
 16 word lines.³⁷ On information and belief, during verification, a word line that is not selected for
 17 programming experiences a non-zero voltage (pass voltage) to turn on its constituent memory cells
 18 during the first and second time periods.

19 114. Upon information and belief, the '342 Accused Products further conduct a read-
 20 verification operation by a method comprising the step of the read-verification operation removing
 21 fast charges of the target memory cell during the first time period. For example, when memory cells
 22 of the '342 Accused Products are programmed, fast charges accumulate in shallow traps in the charge
 23 trap layer which is a “nonconductive layer of silicon nitride (SiN),” and the read-verification operation
 24 removes these charges to result in an accurate and reliable threshold voltage for the programmed
 25 memory cell.³⁷

26

27 ³⁷ Ex. 32.

28

1 115. As a result of Micron's infringement of the '342 Patent, Plaintiff is entitled to monetary
 2 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 3 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
 4 fixed by the Court.

5

6 **COUNT VIII: INFRINGEMENT OF U.S. PATENT NO. 10,868,031**

7 116. YMTC incorporates by reference and re-alleges all the foregoing paragraphs of this
 8 Complaint as if fully set forth herein.

9 117. YMTC owns by assignment all rights, title, and interest, including the right to recover
 10 damages for past, present, and future infringement, in and to U.S. Patent No. 10,868,031, entitled
 11 "Multiple-Stack Three-Dimensional Memory Device And Fabrication Method Thereof." A true and
 12 correct copy of the '031 Patent is attached as Exhibit 8.

13 118. The '031 Patent was duly and legally issued by the United States Patent and Trademark
 14 Office on December 15, 2020.

15 119. Upon information and belief, Micron infringes under 35 U.S.C. § 271(a) at least claim
 16 1 of the '031 Patent, literally and/or under the doctrine of equivalents, by making, using, offering for
 17 sale, selling, and/or importing into the United States, without authorization, at least Micron's 128L
 18 Accused Products (for example, Micron BX500 2.5 480GB SSD), and Micron's 176L Accused
 19 Products (for example, the Micron SSD model 3400 NVMe and the Micron SSD model 2400 PCIe
 20 Gen 4) (collectively, "the '031 Accused Products"). Further identification of the '031 Accused
 21 Products will be provided in YMTC's infringement contentions disclosed pursuant to the Court's
 22 scheduling order, and/or as discovery progresses.

23 120. Upon information and belief, the '031 Accused Products meet each and every limitation
 24 of at least claim 1 of the '031 Patent. For example, the '031 Accused Products are three-dimensional
 25 (3D) memory devices comprising a substrate, including polysilicon.

26 121. Upon information and belief, the '031 Accused Products further comprise a multiple-
 27 stack staircase structure comprising a plurality of staircase structures stacked over the substrate,

1 wherein each of the plurality of staircase structures comprises a plurality of conductor layers, and
 2 wherein each of the plurality of conductor layers is located between two insulating layers (silicon
 3 oxide (SiO). For example, the '031 Accused Products include a lower deck and upper deck stair case
 4 structure forming a multi-stack staircase shape having a stack of alternating tungsten (W) and/or
 5 titanium nitride (TiN)) conductor layers and silicon oxide (SiO) dielectric layers, where each staircase
 6 structure includes levels having a tungsten (W) and titanium nitride (TiN) conductor layer between
 7 two insulating layers of silicon oxide (SiO).

8 122. Upon information and belief, the '031 Accused Products further comprise a filling
 9 structure surrounding the multiple-stack staircase structure. For example, the '031 Accused Products
 10 include a filling structure (silicon dioxide (SiO₂)) that surrounds the multiple-stack staircase structure.

11 123. Upon information and belief, the '031 Accused Products further comprise a
 12 semiconductor channel extending through the multiple-stack staircase structure, wherein the
 13 semiconductor channel comprises unaligned sidewall surfaces. For example, the '031 Accused
 14 Products include a semiconductor channel having a silicon nitride (SiN) charge trap film, polysilicon
 15 channel and silicon oxide (SiO) core extending through the stack of alternating tungsten (W) conductor
 16 layers and silicon oxide (SiO) dielectric layers where the semiconductor channel comprises unaligned
 17 sidewall surfaces that are not contiguous along a substantially straight line.

18 124. Upon information and belief, the '031 Accused Products further comprise a supporting
 19 pillar extending through at least one of the multiple-stack staircase structure and the filling structure,
 20 wherein the supporting pillar comprises aligned sidewall surfaces. For example, the '031 Accused
 21 Products include a silicon oxide (SiO) dielectric structure comprising titanium nitride (TiN) and
 22 tungsten (W) surrounded by an insulating material (silicon oxide (SiO)) extending through the stack
 23 of alternating conductor layers and silicon oxide (SiO) dielectric layers, wherein the supporting pillar
 24 comprises aligned sidewall surfaces that are contiguous along a substantially straight line.

25 125. As a result of Micron's infringement of the '031 Patent, Plaintiff is entitled to monetary
 26 damages in an amount adequate to compensate for Micron's infringement, but in no event less than a
 27
 28

1 reasonable royalty for the use made of the invention by Micron, together with interest and costs as
2 fixed by the Court.

3

4 **PRAYER FOR RELIEF**

5 WHEREFORE, YMTC respectfully requests judgment in its favor and against Micron, and
6 respectfully requests the following relief:

7 1. A judgment in favor of YMTC that Micron has infringed and is infringing, either
8 literally and/or under the doctrine of equivalents, one or more claims of the Asserted Patents;

9 2. An order pursuant to 35 U.S.C. § 283 enjoining Micron and its subsidiaries, parents,
10 divisions, affiliates, successors, assigns, transferees, officers, directors, attorneys, agents, servants,
11 employees, parties in privity with, and all other persons in active concert or participation with any of
12 the foregoing, from continued acts of infringement of any claim of the Asserted Patents;

13 3. A judgment and order requiring Micron to pay YMTC its damages, costs, expenses,
14 and pre-judgment and post-judgment interest for Micron's infringement;

15 4. If a permanent injunction is not granted, then a judicial determination of the
16 conditions for Micron's future infringement, such as an ongoing royalty;

17 5. A judgment and order finding that this is an exceptional case within the meaning of
18 35 U.S.C. § 285 and awarding to YMTC its reasonable attorneys' fees against Micron; and

19 6. All other relief that the Court deems just and proper.

20

21 **JURY TRIAL DEMAND**

22 YMTC respectfully demands a jury trial pursuant to Rule 38(b) of the Federal Rules of Civil
23 Procedure on all claims and issues so triable.

1 Dated: November 9, 2023

2 By: /s/ Andrew T. Radsch

3 James R. Batchelder (CSB # 136347)

4 Andrew T. Radsch (CSB # 303665)

5 Stepan Starchenko (CSB #318606)

6 James F. Mack (CSB # 322056)

7 Nancy N. Attalla (CSB # 341070)

8 **ROPES & GRAY LLP**

9 1900 University Avenue, 6th Floor

10 East Palo Alto, CA 94303-2284

11 Telephone: (650) 617-4000

12 james.batchelder@ropesgray.com

13 andrew.radsch@ropesgray.com

14 stepan.starchenko@ropesgray.com

15 james.mack@ropesgray.com

16 nancy.attalla@ropesgray.com

17 Rachael Bacha (NYB # 4817938)

18 1211 Avenue of the America

19 New York, NY 10036

20 Telephone: (212) 596-9062

21 rachael.bacha@ropesgray.com

22 Nicole S. L. Pobre (DCB # 1735421)

23 2099 Pennsylvania Avenue,

24 N.W. Washington, D.C. 20006

25 Telephone: (202) 508-4600

26 nicole.pobre@ropesgray.com

27 *Attorneys for Plaintiff*

28 YANGTZE MEMORY TECHNOLOGIES

YANGTZE MEMORY TECHNOLOGIES
COMPANY, LTD.